Data di Pubblicazione:
1982
Abstract:
Markovian models are developed for the performance analysis and comparison of several single bus multiprocessor architectures. Processors are assumed to cooperate in a message passing fashion, and messages are exchanged through common memory areas. Four architectures are considered in this paper which differ in the location of the common memory modules. Contention for shared resources is modeled and the corresponding efficiency loss is studied. Numerical results are obtained for the processing power of each architecture, introducing simplifying assumptions that allow a compact Markovian system description.
Tipologia CRIS:
03A-Articolo su Rivista
Keywords:
Multiprocessor architectures; Markov chains; Shared resources; Bus interconnections; Processing powers
Elenco autori:
M. Ajmone Marsan; G. Balbo; G. Conte
Link alla scheda completa:
Pubblicato in: